

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DA	TE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,207	/697,207 10/30/2003		Seok-Joon Park	SAM-0457	2219
7590 03/15/2007 Steven M. Mills				EXAMINER	
MILLS & ON		SHAPIRO, LEONID			
Suite 605 Eleven Beacor	n Street			ART UNIT	PAPER NUMBER
Boston, MA 0				2629	
SHORTENED STATUTORY PERIOD OF RESPONSE		SPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS			03/15/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)
·		10/697,207	PARK ET AL.
	Office Action Summary	Examiner	Art Unit
		Leonid Shapiro	2629
Period fo	The MAILING DATE of this communication apport	pears on the cover sheet with the	correspondence address
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON	DN. timely filed on the mailing date of this communication. NED (35 U.S.C. § 133).
Status			
•	Responsive to communication(s) filed on 11 De This action is FINAL. 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, p	
Disposit	ion of Claims		
5)□ 6)⊠ 7)⊠	Claim(s) <u>1-21</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) <u>1-4,7-12,14-16 and 18-20</u> is/are reject Claim(s) <u>5,6,13,17 and 21</u> is/are objected to. Claim(s) are subject to restriction and/o	wn from consideration.	
Applicati	ion Papers		·
9)⊠ 10)□	The specification is objected to by the Examine The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 1.	epted or b) objected to by the drawing(s) be held in abeyance. S idon is required if the drawing(s) is c	ee 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).
Priority (ander 35 U.S.C. § 119		
12) [a) [Acknowledgment is made of a claim for foreign All b) Some * c) None of: Certified copies of the priority documents Copies of the certified copies of the priority documents plication from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been recei u (PCT Rule 17.2(a)).	ation No ved in this National Stage
Attachmen	t(s)		
1) Notice 2) Notice 3) Inform	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) ter No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informal 6) Other:	

Art Unit: 2629

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-4, 7-8,14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ohmuro et al. (Pub. No.: US 2006/0017677 A1).

As to claim 1, Ohmuro et al. teaches a response time accelerator for driving a liquid crystal display (LCD) (See paragraphs 0016-0018) comprising:

a frame memory unit that updates and stores one of previous data (See Fig. 9, item 53, paragraph 0085);

a table memory unit that stores predetermined mapped panel output values, predetermined mapped panel characteristic values, and flag information corresponding to the predetermined mapped panel characteristic values (See Fig. 9, items 55-56, paragraph 0086); and

an acceleration unit that reads the previous data corresponding to input current data and reads and decodes the predetermined mapped panel output value, predetermined mapped panel characteristic value, and flag information corresponding to the previous data and current data, performs interpolations on the decoded mapped panel output value and mapped panel characteristic value according to the flag information, and generates liquid crystal panel data to be output to a liquid crystal panel

Art Unit: 2629

(See Fig. 9, items 53-58, paragraphs 0084-0086) and previous data of a next frame (in the reference is equivalent to secondary frame memory) to be output to the frame memory unit (in the reference is equivalent to primary frame memory) (see in paragraph 0086: "alternately stored in the primary and secondary frame memories in each frame period...").

Ohmuro et al. does not explicitly disclose flag information corresponding to the previous data and current data, performs interpolations on the decoded mapped panel output value and mapped panel characteristic value according to the flag information.

Ohmuro et al. teaches a display status change pixel detection circuit for comparing data of primary frame memory with data of the secondary frame memory, and outputting the compensation voltage (See Fig. 9, items 53-58, paragraphs 0084-0086).

Since flag information is only one of software interpretations of the response time accelerator (in the reference correspondent to generation of the compensation voltage), it would have been obvious to one of ordinary skill in the art at the time of the invention to use flag information as software implementation of the generation of the compensation voltage to shorten the response time (See abstract in the Ohmuro et al. reference).

As to claim 14, Ohmuro et al. teaches a method for improving a response time of a liquid crystal display (LCD) performed in a response time accelerator (See paragraphs 0016-0018) having a frame memory unit for updating and storing one or more frames of previous data (See Fig. 9, item 53, paragraph 0085), a table memory unit for storing

Art Unit: 2629

predetermined mapped panel output values, predetermined mapped panel characteristic values, and flag information corresponding to the predetermined mapped panel characteristic values (See Fig. 9, items 55-56, paragraph 0086), the method comprising the steps of:

receiving current data in the acceleration unit;

reading the previous data corresponding to the current data in the acceleration unit;

reading and decoding the predetermined mapped panel output value, predetermined mapped panel characteristic value, and flag information corresponding to the previous data and current data in the acceleration unit;

performing interpolation on the decoded predetermined mapped panel output value according to the flag information and generating liquid crystal panel data to be output to the liquid crystal panel in the acceleration unit; and

characteristic value according to the flag information and generating previous data of a next frame to be output to the frame memory unit in the acceleration unit (See Fig. 9, items 53-58, paragraphs 0084-0086) and previous data of a next frame (in the reference is equivalent to secondary frame memory) to be output to the frame memory unit (in the reference is equivalent to primary frame memory) (see in paragraph 0086: "alternately stored in the primary and secondary frame memories in each frame period...").

Ohmuro et al. does not explicitly disclose flag information corresponding to the previous

Art Unit: 2629

data and current data, performs interpolations on the decoded mapped panel output value and mapped panel characteristic value according to the flag information.

Ohmuro et al. teaches a display status change pixel detection circuit for comparing data of primary frame memory with data of the secondary frame memory, and outputting the compensation voltage (See Fig. 9, items 53-58, paragraphs 0084-0086).

Since flag information is only one of software interpretations of the response time accelerator (in the reference correspondent to generation of the compensation voltage), it would have been obvious to one of ordinary skill in the art at the time of the invention to use flag information as software implementation of the generation of the compensation voltage to shorten the response time (See abstract in the Ohmuro et al. reference).

As to claim 2, Ohmuro et al. teaches a comparator (in the reference pixel detection circuit) that compares the current data with the previous data and outputs the liquid crystal panel data and the previous data of the next frame with the same value as the current data, or the current data and the previous data (See Fig. 9, item 55, paragraph 0085);

a coefficient generator that generates coefficients to be used for interpolation based on the current data and previous data (See Fig. 9, item 56, paragraph 0085);

a table decoder that reads and decodes the predetermined mapped panel output value, predetermined mapped panel characteristic value, and flag information

Art Unit: 2629

corresponding to the previous data and current data (See Fig. 9, items 55-56, paragraphs 0084-0086);

a panel output interpolator that performs interpolation on the decoded predetermined mapped panel output value and generates the liquid crystal panel data (See Fig. 9, item 57, paragraphs 0082-0086);

a frame memory output interpolator that performs interpolation on the decoded predetermined panel characteristic value and generates the previous data of the next frame (See Fig. 9, items 55-57, paragraphs 0082-0086);

a panel output selector that selectively receives the output of the comparator or the output of the panel output interpolator and outputs the liquid crystal panel data (See Fig. 19, item 208, paragraph 0117); and

a frame memory output selector that selectively receives the output of the comparator or output of the frame memory output interpolator and outputs the previous data of the next frame (See Fig. 19, item 208, paragraph 0117).

As to claims 3-4,7-8,15-16 Ohmuro et al. does not explicitly disclose flag information corresponding to the previous data and current data, performs interpolations on the decoded mapped panel output value and mapped panel characteristic value according to the flag information.

Ohmuro et al. teaches a display status change pixel detection circuit for comparing data of primary frame memory with data of the secondary frame memory, and outputting the compensation voltage (See Fig. 9, items 53-58, paragraphs 0084-0086).

Application/Control Number: 10/697,207 Page 7

Art Unit: 2629

Since flag information is only one of software interpretations of the response time accelerator (in the reference correspondent to generation of the compensation voltage), it would have been obvious to one of ordinary skill in the art at the time of the invention to use flag information as software implementation of the generation of the compensation voltage to shorten the response time (See abstract in the Ohmuro et al. reference).

2. Claim 9-12, 18-20 rejected under 35 U.S.C. 103(a) as being unpatentable over Ohmura et al. as applied to claims 1,14 above, and further in view of Younis et al. (US Patent No. 6,292,122 B1).

Ohmuro does not teach the predetermined mapped panel output values and the predetermined mapped panel characteristic values correspond one-to-one to gray level values determined by MSB bits of the current data and previous data.

Younis et al. teaches the predetermined mapped panel output values and the predetermined mapped panel characteristic values correspond one-to-one to gray level values determined by MSB bits of the current data and previous data (See Fig. 6, items MSB,616, col. 10, Lines 21-35).

It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate teachings of Younis et al. into Ohmuro et al. system in order to provide the faster response time (See Col. 2, Lines 7-9 in the Younis et al. reference).

Allowable Subject Matter

Art Unit: 2629

3. Claims 5-6,13,17,21 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Relative to claims 5-6, 17 the major difference between the teaching of the prior art of record (Ohmuro et al.) and the instant invention is that the interpolation is performed using the following equation:

<u>I=Pn-1 (DB-I :DB-n)</u>

m=Pn(DB-1:DB-n)

<u>r=Pn-1IDB-(n+1):0)</u>

s=Pn(DB-(n+1):0)

 $A = \{TP(I,m) (2(DB-n)-r) + Tp(I+1,m)^*r\} > (DB-n)$

 $C = \{TP(I,m+1) (2_{(DB-n)} - r) + TP (I+1,m)*r\} > (DB-N)$

 $PZ = {A* (2(DB-n)-s) + C*s} > (DB-n)$

where Pn, Pn-I, and TP denote the current data, previous data, and a mapped panel output value or a mapped panel characteristic value, respectively, and DB, n, and PZ are the number of data bits, the number of bits after truncation, and an output value, respectively.

Relative to claims 13,21 the major difference between the teaching of the prior art of record (Ohmuro et al.) and the instant invention is that the comparison is performed using the following equation:

 $I(Pn - 1) - (PN)I \le THV --> PO = Pn,pPn = Pn$

where Pn-I, Pn, and THV denote the previous data, the current data, and a

Art Unit: 2629

predetermined threshold value, respectively, and PO and pPn are the liquid crystal panel data and previous data of the next frame.

Response to Arguments

4. Applicant's arguments filed on 12/11/06 have been fully considered but they are not persuasive:

On page 9, 2nd paragraph of Remark in relation to claim 1, Applicant's stated that transmittance of a pixel is stored in frame memories 53 and 54 of Omura et al. reference, *not previous data, as the applicants claim*. However, Omura et al. teaches that the first transmittance (data in the Application) of the certain pixel stored in the primary frame memory in the first frame period (*previous data according to the claim*) and the second transmittance (data in the Application) of the pixel stored in the secondary frame memory in the second frame period (current data according to the Application) (see paragraph 0086 in the Omura et al. reference).

On the same page, the same paragraph of Remark, Applicant's stated that in Ohmuro, et al. the primary and secondary frame memories 53 and 54 both receive the target drive signal S12 from the drive control part 50 and the drive voltage adjustment circuit outputs the drive signal S 13 only to the source driver part59. Therefore, in Ohmuro, et al., previous data of a next frame are not output from the display status change pixel detection circuit 55 or the drive voltage adjustment circuit 57 to either of the primary frame memory 53 or the secondary frame memory as claimed. However, Applicant's never claim the same path to the frame memory unit (or any path), because

previous data of the next frame are different from LCD panel data. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

On page 9, end of 2nd paragraph, Applicant stated that target drive signal S12 is not generated by interpolation, as the applicants claim. However, Ohmuro et al. teaches compensation voltage (fig. 8) generated based on the lookup table (fig. 9,item 56, paragraphs 0085-0086).

The same related to Remarks related to claim 14 (method).

Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Application/Control Number: 10/697,207 Page 11

Art Unit: 2629

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Telephone Inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 571-272-7683. The examiner can normally be reached on 8 a.m. to 5 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Hjerpe can be reached on 571-272-7691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

LS 03.07.07

> RICHARD HJERPE SUPERVISORY PATENT EXAMINER